Q: 使用DE2-115开发板,创建好新的Quartus工程可以正常编译成功;接着配置Signal Tap Logic Analyzer,并将保存好的.stp文件嵌入到Quartus工程,再编译工程时就报错提示can't elaborate inferred hierarchy "sld_hu ...
小黑屋|手机版|Archiver|MyFPGA
GMT+8, 2024-5-6 16:33 , Processed in 0.056329 second(s), 20 queries .
Powered by Discuz! X3
© 2001-2013 Comsenz Inc.