|
INT_RAM RAM1(
.aclr(~CPU_RESET_n),
.clock(clk_out_buf),
.data(dmawr_data),
.rdaddress(dmard_addr[17:4]),
.rden(ram_read),
.wraddress(dmawr_addr[17:4]),
.wren(ram_write),
.q(ram_dataout)
);
The correct setting to the .rdaddress & .wraddress should be set as .rdaddress(dmard_addr[17:4]) & .wraddress(dmawr_addr[17:4]). Because the transfer data width is 128bit size via the PCIe transimission, there should be exsiting a shift in the low 4 bit to avoid the image distorted. |
|