Doreen 发表于 2022-5-7 12:25:27

【FAQ】HAN板子编译Socket-Server报错Error (18694)

Q:用Quartus 21.1测试HAN 板子的F版本的 Socket-Server 案例,遇到报错:

Error (18694): The reference clock on PLL "System:u0|System_altera_eth_tse_211_atpgr2q:tse_mac|System_altera_lvds_211_yghnkdy:i_lvdsio_rx_0|System_altera_lvds_core20_211_rgfbina:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll", which feeds an Altera LVDS SERDES IP instance, is not driven by a dedicated reference clock pin from the same bank. Use a dedicated reference clock pin to guarantee meeting the LVDS SERDES IP max data rate specification.

A:请参考Intel 的说明:
https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/HAN-Pilot-Terasic-Demonstration-FPGA-socket-server-ERROR-2nd-GbE/m-p/1382042#M22285%3Fwapkw=Error%20(18694)
页: [1]
查看完整版本: 【FAQ】HAN板子编译Socket-Server报错Error (18694)