本帖最后由 Doreen 于 2021-3-9 14:02 编辑 Q:编译Quartus工程提示 Error (10228): Verilog HDL error at ... cannot be declared more than once 怎么解决呢?
小黑屋|手机版|Archiver|MyFPGA
GMT+8, 2024-5-14 14:14 , Processed in 0.035409 second(s), 20 queries .
Powered by Discuz! X3
© 2001-2013 Comsenz Inc.