MyFPGA Forum

标题: 【FAQ】编译工程时报错quartus_sta is terminated by signal 9 [打印本页]

作者: BOB_Sun    时间: 2022-2-7 14:57
标题: 【FAQ】编译工程时报错quartus_sta is terminated by signal 9
本帖最后由 BOB_Sun 于 2022-2-7 15:15 编辑

Q:用Quartus Pro 21.1编译工程,Fitter完成后在Timing Analysis过程中报错提示:current module quartus_sta was unexpectedly terminated by signal 9, this may because some system resource has been exhausted, or quartus_sta performed an illegal operation。针对这问题有没有什么建议呢?



A:可能是PC的虚拟内存设置太小,建议检查并重新设置虚拟内存再测试。

注:Microsoft论坛分享的如何设置虚拟内存方法:https://answers.microsoft.com/zh ... 2-9bca-a0ac3ea2ab12 ,提供参考。





欢迎光临 MyFPGA Forum (http://www.myfpga.org/discuz/) Powered by Discuz! X3