MyFPGA Forum

标题: 【FAQ】编译DE5ANET_DDR4_OpenCL_BSP_17.1.zip的fft1d.cl 出错 [打印本页]

作者: Mandy01    时间: 2020-6-24 09:10
标题: 【FAQ】编译DE5ANET_DDR4_OpenCL_BSP_17.1.zip的fft1d.cl 出错
Q: 编译DE5ANET_DDR4_OpenCL_BSP_17.1.zip的fft1d.cl 出错:
aoc: Environment checks are completed successfully.
aoc: If necessary for the compile, your BAK files will be cached here: /var/tmp/aocl/ You are now compiling the full flow!!
aoc: Selected target board de5a_net_ddr4
aoc: Running OpenCL parser....
aoc: OpenCL parser completed successfully.
aoc: Optimizing and doing static analysis of code...
aoc: Linking with IP library ...
Checking if memory usage is larger than 100% aoc: First stage compilation completed successfully.
Compiling for FPGA. This process may take a long time, please be patient. Error (17941): The design could not be loaded due to errors.
Error: design::import_design -file base.qdb -overwrite failed!
Error (23031): Evaluation of Tcl script /opt/intelFPGA_pro/17.1/quartus/common/tcl/internal/qatm_import_design.tcl unsuccessful
Error: Quartus Prime Compiler Database Interface was unsuccessful. 3 errors, 4 warnings Error (23031): Evaluation of Tcl script import_compile.tcl unsuccessful Error: Quartus Prime Compiler
Database Interface was unsuccessful. 1 error, 0 warnings
Error: Compiler Error, not able to generate hardware


A: 请将这个文件下载下来替换掉BSP里面原始的base.qar文件再编译。




欢迎光临 MyFPGA Forum (http://www.myfpga.org/discuz/) Powered by Discuz! X3