UT_DATA<=16'h0080;// Force PAL input only mode.
UT_DATA<=16'h0701;// Enable PAL autodetection only.
UT_DATA<=16'h1001;// Slow down digital clamps.//////
UT_DATA<=16'h1500;// Set CSFM to SH1.//////
UT_DATA<=16'h1741;// Stronger dot crawl reduction./
UT_DATA<=16'h19fa;// Enable 28 MHz crystal.
UT_DATA<=16'h37a0;// TRAQ.
UT_DATA<=16'h3A16;// Power down ADC 1 and ADC 2.//////
UT_DATA<=16'h500a;// MWE enable manual window.
UT_DATA<=16'hc305;// BGB to 36.
| 欢迎光临 MyFPGA Forum (http://www.myfpga.org/discuz/) | Powered by Discuz! X3 |